PicoDigitizer 125-Series

Name

PicoDigitizer 125-Series

Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs
  • Up to 64 channels coupled to a large Virtex-6 FPGA
  • High channel density yielding the lowest 125 MSPS cost per channel in the industry
  • Optional Intel Quad-Core i7 (embedded version)
  • 125 MSPS ADCs, 14 bit resolution
  • Phase aligned channels and phase coherent sampling
  • GigE and PCIe 4x high speed interfaces
  • AC-DC coupling options, single-ended or differential
  • Model-based design integration
  • Optional DACs, 1000 MSPS (Int. Modes), 16-bit

 

The PicoDigitizer 125-Series is a high channel density, phase coherent, FPGA-based table top DAQ solution. It incorporates up to 64 channels on a Virtex-6 FPGA, sampling at 125 MSPS, and offers an embedded version which includes an Intel Quad-Core i7 processor for standalone applications. Additionally, signal generator outputs (DACs) can be added to the system for combined multichannel acquisition & transmission processing.
 
 
  16 Channel PicoDigitizer-125 16 Channel PicoDigitizer-125 (Embedded) 32 Channel PicoDigitizer-125 32 Channel PicoDigitizer-125 (Embedded) 64 Channel PicoDigitizer-125
Number of Input Channels 16 16 32 32 64
Number of Optional Output Channels 8 or 16 8 16 N/A N/A
Maximum Sampling Frequency 125 MSPS (ADCs) / 1000 MSPS (Optional DACs)250 MSPS250 MSPS
Resolution 14 bits (ADCs) / 16 bits (Optional DACs)
FPGA

1xVirtex-6

(2xVirtex-6 w/ 16x DAC Option)

1xVirtex-6 2xVirtex-6 2xVirtex-6 2xVirtex-6
Remote Host Interface 1xGigE, 1xPCIe-4x

1xGigE

2xPCIe-4x (Between Virtex-6 & Embedded Quad-Core i7)

or

1xPCIe-4x (Between Virtex-6 & Embedded Quad-Core i7) and 1xPCIe-4x (External)

1xGigE, 1xPCIe-4x

1xGigE

2xPCIe-4x (Between Virtex-6 & Embedded Quad-Core i7)

or

1xPCIe-4x (Between Virtex-6 & Embedded Quad-Core i7) and 1xPCIe-4x (External)

1xGigE, 1xPCIe-4x
Embedded CPU None Intel Quad-Core i7 2715QE None Intel Quad-Core i7 2715QE None
Embedded Storage N.A.

64 GB SSD

1xSATA External

1x200 GB SATA Internal (Optional)

N.A.

64 GB SSD

1xSATA External

1x200 GB SATA Internal (Optional)

N.A.

* Virtex-6 options available: LX240T, LX550T, SX315T or SX475T

** 1x eSATA connection rear PicoDigitizer panel, 1x SATA for internal 1.8” SSD drive.

 

FPGA Recording/Playback Core

The FPGA recording & playback IP core enables storage of very high speed multichannel bursts of data in the FPGA-attached SDRAM.  This data can then be transferred to a host device for storage and/or real-time analysis.

The FPGA recording & playback IP core comes with standard trigger mechanisms (single shot, normal, software-defined). The trigger sources can either come from the host processor, a user defined FPGA signal or from the PicoDigitizer 125-Series trigger front panel input.

The user can define the number of channels to record/playback, as well as the acquisition rate so that the available recording/playback memory bandwidth is efficiently used. Note that FPGA preprocessing/postprocessing on the channels can be performed before recording or after playback to potentially reduce recording/playback bandwidth needs.

  • DDR3 FPGA memory size = 4 GB
  • Maximum data throughput = 5.7 GBps
  • Maximum number of channels recorded at full speed (125 MHz) = 22 (125 MHz, 2B per sample)

Application Example

FPGA-based filtering on 32 channels sampled at 125 MSPS on the FPGA (decimation by 16), then record for all channels.Each channel can be recorded for 8 seconds.Additionally, on the playback side, continous waveform can also be generated for phased synchronous vector signal generator applications.

 

RTDEx (Real Time Data Exchange)

Nutaq’s RTDEx IP core provides users with a framework to exchange data with a host device through either the GigE or PCIe links, yielding the highest bandwidth and lowest possible latency.

Built to complement our “snapshot” FPGA recording/playback capabilities, the RTDEx IP core provides a continuous data flow from the acquisition/transmission to the host computer, for further real-time computing or real-time PC recording/playback.

Typical RTDEx performances (Linux OS)
HOST - FPGA Streaming GigE Dual PCIe 4x (Gen 1)
Theoretical Data Rate 1 Gbps 20 Gbps
Effective Data Rate ~ 900 Mbps ~ 12.8 Gbps

Roundtrip Latency (4 kB, send & receive)

~ 1 msec ~ 200 - 300 µsec
 

 

16/32 Channel PicoDigitizer 125
16/32 Channel PicoDigitizer 125 (Embedded Version)
32 Channel ADC, 16 Channel DAC PicoDigitizer 125
64 Channel ADC PicoDigitizer 125
Interactive Channelizer Demonstration
Posted on Title
2014-08-20 Towards 5G - European R&D projects - short summary - part 2
2014-08-19 Towards 5G – A short summary of European R&D projects: Part 1
2014-08-12 The WD8-20G Bundle
2014-07-28 Towards 5G – Full duplex communication, is it really possible?
2014-07-07 Release 6.5 is coming soon! – Part 3: Ubuntu and Debian support
2014-06-27 How to play MUSIC with a PicoDigitizer: Part 1
2014-05-21 RTDEx Gigabit Ethernet: Reliable data retrieval from DDR3 memory
2014-05-12 Release 6.5 is coming soon! - Part 1
2014-02-28 Passive Bistatic Radar Systems
2014-01-06 PET scanners with rapid data acquisition (DAQ) hardware
2014-01-02 Radar
2013-09-26 Massive MIMO technology: The big shift for next generation wireless broadband communications
2013-09-16 A success story: Using FPGA technology for radio astronomy
2013-08-29 From Analog to Digital – Part 7: Precautions
2013-08-26 The Record and Playback Module Part 3: Playback mode
2013-08-19 The Record and Playback Module Part 2: Implementation and Record Mode
2013-08-13 The Record and Playback Module
2013-08-07 Passive Radars - Enabling Technologies Making It A Growth Industry
2013-08-06 Design Workflow of an FPGA-based Digital Control System
2013-08-02 How Nutaq’s products speed up your design flow when using Xilinx System Generator: Part 2
2013-07-11 How Nutaq’s Products Speed Up Your Design Flow When Using Xilinx System Generator: Part 1
2013-07-04 Controlling The MRI Using FPGA Based Digital Spectrometers
2013-06-19 Data Communication in Nutaq MicroTCA Systems
2013-06-17 Incremental Innovation : Why we need Particle Accelerators
2013-06-12 Using FPGAs For Digital Pulse Processing In Spectrometer Systems
2013-06-10 From Analog to Digital – Part 5: Signal Conditioning
2013-06-04 A Study of Pulse Characteristics in Active Radar
2013-05-31 MIMO Radar and Phased-Array Radar
2013-05-30 Data Communication in MIMO Radar Systems
2013-05-22 From Analog to Digital – Part 4b: Signal Bandwidth
2013-05-17 Active vs. Passive Radar
2013-05-16 An FPGA Implementation Feasibility Study of the Correlative Interferometer Direction Finding Algorithm - Part 2: In Depth
2013-05-10 Advantages of an AMC Approach for MIMO Radar Systems
2013-05-08 From Analog to Digital – Part 3: Signal Sampling
2013-05-03 An FPGA Implementation Feasibility Study of the Correlative Interferometer Direction Finding Algorithm - Part 1: Algorithm Review
2013-05-02 Using Nutaq’s CLI and IEEE POSIX Pipes as an Alternative Interface to µDigitizer
2013-05-01 From Analog to Digital – Part 2: The Conversion Process
2013-04-30 Digital Implementation of MIMO Radar Systems
2013-04-29 Controlling the Processing and Acquisition Sub-System in a Data Acquisition System
2013-04-25 Simulink, System Generator, and Nutaq’s MBDK: The Toolkit for FPGA-based DAQ Systems Development
2013-04-22 Accelerating FPGA-based Multichannel Pulse Processing With Recorded Test Vectors and a Model-Based Design Approach
2013-04-18 Multi-Channel Synchronization In FPGA-Based DAQ Systems
2013-04-11 Using FPGAs in High Channel Count Data Acquisition Systems
2013-04-10 Data Acquisition Systems Overview
2013-04-09 Selecting The Best I/O Board For Your Application
2013-04-05 Nutaq’s Data Recording Solutions For FPGA-Based Data Acquisition Systems
2013-04-04 PET/MicroPET Conventional Design, Limitations and Improvements (Part 2): Improving Design Using ADC, FPGA and DSP
2013-04-03 FPGA Implementation Of A Digital Pulse Processing Algorithm For Baggage And Cargo Scanning
2013-03-28 Controlling The Front-End Of An FPGA Based Data Acquisition System
2013-03-27 Front-End Electronics: Nutaq’s Role In Reducing Micro-PET And PET System Costs
2013-03-25 Digital LLRF: What Will Future FPGA Data Acquisition Systems Look Like?
2013-03-20 PET/MicroPET Conventional Design, Limitations and Improvements (Part 1)
2013-03-19 Using a Model-Based Approach to Ease the Implementations of FPGA Data Acquisition Systems
2013-03-18 The Advantages of Using FPGAs in High Speed, High Density Data Acquisition Systems
2013-03-08 Cost Effective Multichannel Data Acquisition With FPGAs
2013-03-07 Optimizing the Number of Analog-To-Digital Converters in Small Animal Imaging (SAI) Systems
2013-03-05 Radioisotopes and Their Impact on Preclinical Imaging ROI
2013-02-26 Small Animal Imaging Systems : Addressing The Costs
PicoDigitizer 125-Series
ERF8 breakout to SMA Cable
Point to point ERF8 Cable

Nutaq's Model-Based Design Kit

Built on top of Nutaq’s Board Software Development Kit (BSDK), the Model-Based Design Kit (MBDK) enables the rapid design, simulation, testing, and deployment of applications from the Simulink graphical environment without the need for hand-coding in either VHDL or C.

 

Some of the benefits presented by Nutaq’s model-based design approach include:

  • A significant reduction in the time spent on low value-added tasks such as programming I/O interfaces, adjusting FPGA constraints, debugging drivers etc.
  • Providing host co-simulation tools which enables:
    • I/O integration within simulations
    • Step-by-step FPGA fabric design migration
    • Easy FPGA-to-host interaction
    • Data logging
  • Tools such as record/playback, host I/O control, and data streaming libraries.
LinkedIn Twitter YouTube Vimeo