Get A Quote





The ADAC250 FPGA mezzanine card (FMC) is designed around the high-performance A/D and D/A conversion technology from Texas Instruments — it integrates one dual, 14-bit, 250 MSPS analog-to-digital converter (ADS62P49) and a dual, 16-bit, 1 GSPS digital-to-analog converter (DAC5682Z; also capable of a 2–4× interpolation mode). Combined with multiple clocks and synchronization modes, the ADAC250 is at its best in DSP applications such as:


  • software-defined radio (SDR)
  • advanced telecommunications (MIMO systems, cognitive radios, beamformers, LTE, WiMAX)
  • signal intelligence (SIGINT)
  • Medical imaging


  • Two, 250 MSPS, 14-bit ADCs
  • Two, 1 GSPS, 16-bit DACs
  • Supports multiple clock and reference configurations
  • Versatile and industry-standard VITA 57.1 FMC module
  • Plug & Play with Nutaq’s µTCA Perseus AMCs
  • Integrated programmable gains on both converters
  • Wideband, AC-coupled I/Os
  • DAC capable of 2–4× interpolation modes (low pass/high pass), coarse mixing, offset adjustments, and delay adjustments
  • Equipped with an onboard, low-jitter reference clock and synchronization PLL (AD9511)
  • Supports external or FMC-driven reference clocks for synchronized multiboard/multichannel applications
  • Supports external or FMC-driven sampling clocks (AD9511 with the PLL bypassed) for phase-coherent multiboard/ multichannel applications
  • Supports external triggers for event-based acquisition

Integrated DAQ system

The ADAC250 can be packaged within a complete tunrkey MicroTCA DAQ system, see the μDigitizer systems.


Other FMC A/D and D/A IO cards are available here.



FMC BSP reference designs section, click here.

Supplied with Perseus

FMC modules software interfaces to Perseus are included with Perseus's software.

For details about the Perseus AMC, click here.

All you need to know about our technical leaders - Dr. Messaoud Ahmed-Ouameur Human Resources 2014/04/10 - 4:00am
Nutaq FMC compatibility chart Francois Langlais 2014/03/14 - 4:00am
GPS disciplining of an RF system clock Jean-Dominique ... 2013/11/15 - 4:00am
A Step by Step ADC/DAC Tutorial Series Part 5 Emile Papillon 2013/10/25 - 4:00am
From Analog to Digital – Conclusion Louis Chouinard 2013/09/10 - 4:00am
A Step by Step ADC/DAC Tutorial Series Part 3: Software installation validation and the first steps with MBDK Emile Papillon 2013/09/03 - 4:00am
From Analog to Digital – Part 7: Precautions Louis Chouinard 2013/08/29 - 4:00am
The Record and Playback Module Part 3: Playback mode Jean-Dominique ... 2013/08/26 - 4:00am
The Record and Playback Module Jean-Dominique ... 2013/08/13 - 4:00am
Design Workflow of an FPGA-based Digital Control System Tristan Martin 2013/08/06 - 4:00am
A Step by Step ADC/DAC Tutorial Series Part 2: Overview of the ADAC250 FMC and the installation of the development software Emile Papillon 2013/08/01 - 4:00am
From Analog to Digital – Part 6c: ADC Performance Louis Chouinard 2013/07/29 - 4:00am
Wideband SIGINT Application: Spread-Spectrum Technology Jean-Benoit Larouche 2013/07/17 - 4:00am
From Analog to Digital – Part 5: Signal Conditioning Louis Chouinard 2013/06/10 - 4:00am
A Study of Pulse Characteristics in Active Radar Minh Quang Nguyen 2013/06/04 - 4:00am
A Step by Step ADC/DAC Tutorial Series Part 1: Introduction Emile Papillon 2013/05/29 - 4:00am
From Analog to Digital – Part 4b: Signal Bandwidth Louis Chouinard 2013/05/22 - 4:00am
From Analog to Digital – Part 3: Signal Sampling Louis Chouinard 2013/05/08 - 4:00am
Digital Implementation of MIMO Radar Systems Etienne Fiset 2013/04/30 - 4:00am
From Analog to Digital – Part 1: Introduction Louis Chouinard 2013/04/24 - 4:00am
Selecting The Best I/O Board For Your Application Etienne Fiset 2013/04/09 - 4:00am
The Advantages of Using FPGAs in High Speed, High Density Data Acquisition Systems David Quinn 2013/03/18 - 4:00am

Virtex-6 AMC with HPC FMC site

High speed, FPGA based ADC-DAC processor.

FPGA-based, multichannel, high-speed DAQ solutions

LinkedIn Twitter YouTube Vimeo